

PAPER <i>Special Issue on ATM Switching Systems for Future B-ISDN</i>

Simulation & Measurement of TCP/IP over ATM Wide Area Networks **

Georgios Y. LAZAROU[†], Victor S. FROST^{††}, Joseph B. EVANS^{††},
and Douglas NIEHAUS^{††}, *Nonmembers*

SUMMARY Predicting the performance of high speed wide area ATM networks (WANs) is a difficult task. Evaluating the performance of these systems by means of mathematical models is not yet feasible. As a result, the creation of simulation models is usually the only means of predicting and evaluating the performance of such systems. In this paper, we use measurements to validate simulation models of TCP/IP over high speed ATM wide area networks. Validation of simulations with measurements is not common; however, it is needed so that simulation models can be used with confidence to accurately characterize the performance of ATM WANs. In addition, the appropriate level of complexity of the simulation models needs to be determined. The results show that under appropriate conditions simulation models can accurately predict the performance of complex high speed ATM wide area networks. This work also shows that the user perceived performance is dependent on host processing demands.
key words: performance prediction, validation of simulation models, model complexity, TCP/IP over ATM

1. Introduction

Predicting the performance (that is, throughput) of high speed wide area ATM networks (WANs) is a difficult task. Simulation models enable the systematic performance evaluation of these systems when mathematical models are not available and experiments on the actual systems are impossible or impractical [8]. However, in most cases a very high level of model complexity is required for accurate performance prediction.

In this paper, the level of model complexity required to accurately predict measured performance is determined by using measurements from high speed wide area ATM networks to validate simulation results. We present validation results of simulations of TCP/IP over the MAGIC gigabit testbed and the ACTS ATM Internetwork (AAI) wide area research network. The experimental results presented here also show that today's workstations can fully utilize OC-3 links. These simulation results indicate that network congestion effects can be accurately modeled, under these conditions simulation models can accurately predict the performance of complex high speed ATM wide area networks.

[†]The authors is with the Information & Telecommunication Technology Center at the University of Kansas

^{††}The authors are with the Faculty of Electrical Engineering and Computer Science Department at the University of Kansas

**Parts of this paper were presented at ICC'96. © IEEE 1996

However, we observed large discrepancies between measurements and simulations when hosts were required to process multiple TCP/IP streams.

The rest of this paper is organized as follows: Section 2 provides an overview of TCP/IP over ATM; Section 3 presents background information on the simulation software environment, the TCP model, and the MAGIC and AAI networks; Section 4 describes the validation of simulation with experimental results; and Section 5 discusses lessons learned.

2. Overview of TCP/IP over ATM

2.1 Importance of TCP/IP over ATM

Probably the most successful idea in data networking over the past twenty years has been the concept of internetworking [15]. It is a method for interconnecting networks, regardless of the particular networking technology (Ethernet, ATM, HIPPI, Frame Relay, FDDI), used by the individual systems. What makes internetworking possible is the development of protocols like TCP/IP. The TCP/IP protocol suite is the internetworking protocol used on the Internet, a global collection of networks connecting millions of computers and users, and incorporating a large variety of different network technologies [15]. It allows computers of all sizes, from many different computer vendors, running totally different operating systems, to communicate with each other [19].

ATM technology is the emerging standard adopted by telecommunications and computer vendors for high speed networks. The fast-cell switching technology employed by ATM helps to provide scalable (in size and speed) networks [5]. Further, ATM technology provides bandwidth on demand and enables the integration of real-time and data traffic over the same physical medium for wide area networks.

Although TCP/IP and ATM often have been viewed as competitors, their complementary strengths and limitations form a natural alliance that combines the best aspects of both technologies [16]. In the near future, a large portion of the traffic carried by the ATM networks will be generated by applications written to run over a TCP/IP protocol stack [13]. In fact, many of the existing ATM networks employ TCP/IP over ATM

technology.

2.2 Previous Studies of TCP/IP over ATM

Numerous simulation and experimental studies have been performed in order to predict the performance of TCP/IP over ATM under congestion and buffer overflow conditions that arise from bandwidth mismatches or multiple sources contending for the same link [2], [5], [9], [13], [17], [18], [21]. The simulation study in [18] examines the performance of TCP over ATM under conditions of network congestion. The results show that the TCP/IP over ATM performance is poor when there is congestion caused by small switch buffers and large TCP segment and window sizes. This performance degradation is caused by a loss-rate multiplier effect caused by the switch dropping cells from multiple packets. In [17], the performance of TCP connections over ATM networks without ATM-level congestion control is investigated. Simulation results of congested networks show that the effective throughput of TCP over ATM can be quite low when cells are dropped at the congested ATM switch. To improve the performance, a mechanism called early packet discard (EPD) which brings throughput performance to its optimal level is proposed.

The work in [13] considers some undesirable interactions between the congestion control scheme used in TCP and the policing mechanisms used in ATM networks that can significantly degrade the throughput of TCP traffic. It is shown that in the presence of policing, once a TCP connection has increased its window size beyond the sustainable cell rate (SCR) times the round-trip time and if the bottleneck capacity exceeds the SCR, the buffer at the site providing the policing mechanism fills up quickly and most of the packets in the TCP window are dropped. This causes the average throughput to be significantly lower than SCR value. In order to improve the performance, the use of smarter policing or cell-level traffic shaping schemes is suggested.

The work in [2], [14] describes performance measurements taken from the MAGIC gigabit testbed relating to the performance of TCP in wide area ATM networks. Results show that the TCP rate control mechanism alone is inadequate for congestion avoidance and control in wide area gigabit networks. It is also illustrated that TCP augmented by cell-level pacing allows the full link capacity to be utilized. Cell level pacing is necessary because the TCP rate control mechanism does not control traffic burstiness sufficiently to avoid congestion-induced cell losses in wide area networks.

These studies separately present simulation and measurement results. However, comparison of performance predictions from measurement techniques and simulation models of TCP/IP-ATM networks is needed to refine our understanding of the network operation.

Validation of models against measurements is also required so simulation models can be used with confidence to capture the effects of network control, and to accurately characterize the performance of ATM WANs. However, in order to achieve that goal, the complexity of the models (which is directly proportional to the model execution time) needs to be determined because of the computational demands of simulation.

3. Background

This section provides some background information on the simulation software environment, the TCP BONEs model, and the MAGIC and AAI networks.

3.1 The Simulation Software Environment

The simulation models in this study are implemented using BONEs DESIGNER, a commercial software package for modeling and simulating event-driven systems [20]. Other network simulation software packages are available. One of these is the Lawrence Berkeley National Laboratory (LBNL) Network Simulator, an event-driven simulator embedded into Tcl with an extensible simulation engine implemented in C++ [10]. However, BONEs provides the user with a rich array of library functions, making the task of building our models less complex. A system model can be constructed hierarchically and graphically using building blocks from the BONEs model library, or using models written in C or C++. The relative merits of commercial general simulation systems with respect to special purpose simulations can be found in [6].

3.2 TCP BONEs Primitive Module

A TCP BONEs [20] primitive module was created for this study. The source code for this primitive was based on the MIT Network Simulator (NetSim) TCP module [11], [12]. However, using NetSim module we were unable to match measurement with simulation results in the presence of network congestion because specific TCP timer mechanisms were not modeled. The NetSim TCP module is partially based on the Berkeley Standard Distribution (BSD) 4.3 Tahoe version. All TCP implementations that are 4.3 BSD based include two timer functions: one is called every 200 ms (the fast timer) and the other every 500 ms (the slow timer) [19]. The fast timer is used with the delayed ACK timer and the slow timer is mainly used with the retransmission timer. The NetSim TCP model did not include these timers and thus can not accurately predict the performance of TCP over ATM under congestion.

The modified TCP model developed here is based on the 4.3 BSD Reno version. It supports the following major mechanisms: fast and slow timers, slow start and congestion avoidance, fast retransmit/recovery, and




Fig. 1 TCP over ATM BONEs host model

window advertisement. The BONEs model of a TCP over ATM host is shown in Fig.1. The TCP User block generates the data buffers for transmission and the ATM block accepts TCP packets and generates ATM cells. It also accepts cells from the network and reconstructs the TCP packets.

From Fig.1 we see that an IP module is not used. IP is the main protocol at the network layer of the TCP/IP protocol suite. It provides an unreliable, connectionless datagram delivery service between hosts attached to an TCP/IP internetwork. In this study, the connectionless IP datagrams are carried only on connection-oriented ATM networks. Hence, the IP routing functionality is redundant in our simulation models.

3.3 MAGIC and AAI Networks




Fig. 2 MAGIC Network

This study focuses on measurements and models of the MAGIC and AAI networks. The Multidimensional Applications and Gigabit Internetwork Consortium (MAGIC) is a group of industrial, academic, and government organizations participating in gigabit networking research. The MAGIC backbone network (see Fig.2) operates at 2.4 Gb/s and each site on the network includes LANs or hosts communicating at gigabit per second rates [7]. The ACTS ATM Internetwork (AAI) provides wide area Asynchronous Transfer Mode (ATM) connectivity. It connects several DoD

High Performance Computing centers and the MAGIC and ATDnet gigabit testbeds. The ATM service is provided by Sprint. The AAI network is depicted in Fig.3. At the time of these experiments, site access was at DS-




Fig. 3 AAI Network

3 rates. These links have subsequently been updated to OC-3.

4. Using Measurements to Validate Simulation Models

This section presents the model validation results of TCP over ATM performance for three different cases: over the MAGIC network and varying the TCP window size, over the MAGIC network and under rate mismatch conditions, and over the AAI network. In addition, this section provides information about the simulation system parameters and network traffic.

4.1 System Parameters

System Parameter	Value
TCP MTU Size	9180 Bytes
TCP Processing & OS Overhead Time	
DEC 3000 AXP	200–300 μ s
SGI & SPARC 10	550 μ s
SPARC 5	700 μ s
TCP User Send Buffer Size	64 KBytes
Slow-Timer Period	0.5 s
Fast-Timer Period	0.2 s
Minimum RTO	1.0 s
AAL5 SAR Processing Time	0.2 μ s
AAL5 Cell Payload Size	48 Bytes
Switch Processing Time	4 μ s
Switch Output Buffer Size per VC	256 Cells
OC-3c Link Speed	155 Mb/s
TAXI Link Speed	100 Mb/s
DS-3 Link Speed	45 Mb/s

Table 1 Run-Time Simulation Parameters

Beside the level of model complexity, the simulation system parameters need to be correctly specified.

The system parameters that are used in our simulation systems are listed in Table 1. The maximum size of the TCP segment is specified by the TCP MTU (maximum transmission unit) size parameter. TCP Processing and OS Overhead Time is the overall time needed by the TCP software to create a segment for transmission or process an incoming segment and for the operating system to handle all system calls and I/O operations during transmission or reception of a TCP segment. In Fig.1, the TCP User module sends data buffers to the TCP module for transmission. The size of these data buffers is designated by the TCP User Send Buffer Size parameter. The retransmission timer is decremented every 0.5 seconds (Slow-Timer Period), and only when the timer reaches 0 a retransmission is performed. A delayed ACK is sent every time the 0.2 second delayed ACK timer (Fast-Timer) expires. The retransmission timer is bounded by TCP to be between 1 (Minimum Retransmission Time-Out) and 64 seconds [19].

For this study, the host interfaces use the ATM adaptation layer AAL5 for mapping IP datagrams to ATM cell streams. The AAL5 Segmentation and Reassembly Processing Time is the time required for the AAL5 SAR sublayer to map the IP datagrams to ATM cell streams or to reconstruct cell streams to IP datagrams. The AAL5 cell payload is 48 bytes long. The values of the TCP Processing and OS Overhead Time, AAL5 Segmentation and Reassembly Processing Time, and Switch Processing Time parameters are based on experimental measurements [1], [3]. For reference, Table 2 lists the maximum achievable physical and TCP level throughput for SONET links after excluding the SONET, ATM, and IP overhead.

Link	Max SONET Layer Throughput	Max TCP Layer Throughput
OC-3	149 Mb/s	135 Mb/s
100 Mb/s TAXI	98 Mb/s	88 Mb/s
DS-3	40.7 Mb/s	36 Mb/s

Table 2 Maximum Throughput for Different Link Speeds

4.2 Network Traffic Characterization

To measure the maximum end-to-end throughput at the TCP layer, a public domain software tool, *ttcp*, was used in all experiments. This tool transfers TCP packets from local memory to memory on a remote host as fast as the operating system, interfaces, and network allow. In each of the experiments performed for this study, *ttcp* used 64 KBytes user data buffers. In order to match the *ttcp* traffic, the data send buffer at the transmitting host always was kept full in all the simulations presented here.

4.3 Validating ATM WAN vs TCP Window Size Performance

An experiment was carried out by Ewy and Evans [2] using the MAGIC testbed in order to study the ATM WAN performance versus TCP window size. The experimental set up is shown in Fig.4. A Digital DEC 3000 AXP with an OTTO OC-3 interface transmits to another DEC 3000 AXP over a SONET OC-3 link with 8.8 round-trip delay. A simulation for this experiment is created using our BONEs TCP/ATM host model. Figure 5 shows the top level of the simulation model. The BONEs model for the two DEC AXP 3000 blocks uses the TCP over ATM host model shown in Fig.1. The two OC-3 links are modeled by delay blocks, while the DIGITAL AN2 Switch is modeled by a simple FIFO queue with a server. The simulation and experimental results are shown in Fig.6. These results match our expectations given the bandwidth-delay product of this link. The results of this experiment clearly show that today's workstations can fully utilize an OC-3c link.




Fig. 4 Experimental Set Up for ATM WAN Performance vs TCP Window Size




Fig. 5 Simulation Model for ATM WAN Performance vs TCP Window Size

4.4 Validating TCP/ATM Performance Under Rate Mismatch Conditions

Another experiment was conducted by Ewy and Evans [2] in order to study the performance of TCP over ATM under the case of rate mismatch. The configuration for this experiment is shown in Fig.7. A single host transmits to another host with a 155 Mb/s to 100 Mb/s bandwidth constriction in the path. The simulation system used for this experiment is shown in Fig.8. The TCP window size is set to 128 KB and the cell-level pacing is fixed at a rate of 70 Mb/s. Cell-level pacing is the mechanism which reduces the source cell transmission




Fig. 6 ATM WAN Performance vs TCP Window Size




Fig. 7 Experimental Set Up for TCP/ATM Performance under Rate Mismatch Conditions




Fig. 8 Simulation Model for TCP/ATM Performance under Rate Mismatch Conditions

rate. The Pacer functionality is modeled by an infinite size FIFO queue and a server with service rate equal to the pacing rate. The results are shown in Table 3. This confirms that network congestion effects can be accurately modeled.

	No Pacing	Pacing
Experimental Results	1.26 Mb/s	68.20 Mb/s
Simulation Results	1.22 Mb/s	68.59 Mb/s

Table 3 Throughput of TCP over ATM with Rate Mismatch

4.5 Validating TCP/ATM Performance over AAI Network

A simulation model was created for predicting the performance of the AAI Network. The simulation results over a single connection were then validated by measurement. The experimental configuration is shown in Fig.9. A Digital DEC 3000 AXP with an OTTO OC-3 interface transmits to an SGI Indigo 2 host with a 100 Mb/s TAXI interface. The round-trip time for this connection is about 36 ms. The simulation model for this experiment is shown in Fig.10. Note in Fig.9 that the lowest link capacity is DS-3. Hence, a cell-level pacer is




Fig. 9 Experimental Set Up of a Single Connection in the AAI Network




Fig. 10 Simulation Model of a Single Connection in the AAI Network

used with a rate of 40 Mb/s since the maximum rate of a DS-3 link after excluding the physical layer overhead is 40.7 Mb/s. We used 40 Mb/s at the pacer to avoid any possibility of cell loss due to network congestion. A TCP window size of 256 KB is used. The results are shown in Table 4. Once more, the results show that simulation can accurately predict the network performance of complex high speed ATM wide area networks.

Experimental Results	35.86 Mb/s
Simulation Results	35.97 Mb/s

Table 4 Throughput of TCP over ATM using AAI Network

A set of three experiments were carried out by Dasilva [4] over the AAI network in order to study the ATM WAN performance versus multiple simultaneous traffic streams between multiple hosts:

- Experiment 1: an SGI Onyx host with a TAXI interface transmits to a SPARC 10 and SPARC 5 hosts with TAXI interface simultaneously.
- Experiment 2: a SPARC 10 and a SPARC 5 hosts transmit simultaneously to an SGI Onyx host.
- Experiment 3 : experiment 1 and 2 carried out simultaneously.

The experimental set up is shown if Fig.11. In these experiments, the lowest link capacity, DS-3, is between the TIOC and ARL connection. However, a cell-level was not used because the maximum throughput of SPARC 5 with SunOS 4 is less than the DS-3 rate. The round-trip times for TIOC-EDC and TIOC-ARL connections are about 9 ms and 25 ms respectively. For the TIOC-EDC connection, the TCP window size was




Fig. 11 Experimental Set Up of Simultaneous connections over the AAI Network

set to 128 KB, and for the TIOC-ARL it was set to 32 KB. The BONEs simulation model developed for these experiments is shown in Fig.12. The simulation versus




Fig. 12 BONEs model of Simultaneous connections over the AAI Network

experimental performance results are shown in Table 5.

Connection	Experimental Results	Simulation Results
Baseline Results:		
Point-to-Point		
TIOC-to-ARL	4.2 Mb/s	7.18 Mb/s
TIOC-to-EDC	64.2 Mb/s	65.98 Mb/s
Simultaneous traffic streams: single source, two destinations		
TIOC-to-ARL	4.45 Mb/s	4.60 Mb/s
TIOC-to-EDC	64.36 Mb/s	61.37 Mb/s
Simultaneous traffic streams: two sources, single destination		
ARL-to-TIOC	2.15 Mb/s	4.87 Mb/s
EDC-to-TIOC	52.42 Mb/s	65.01 Mb/s
Simultaneous full duplex traffic streams:		
TIOC-to-ARL	4.34 Mb/s	5.16 Mb/s
ARL-to-TIOC	4.3 Mb/s	5.16 Mb/s
TIOC-to-EDC	22.18 Mb/s	41.80 Mb/s
EDC-to-TIOC	31.18 Mb/s	41.30 Mb/s

Table 5 Simulation & Experimental Results of Simultaneous connections over the AAI Network

5. Lessons Learned

TCP imposes heavy processing overhead when individual packets are retransmitted immediately after they time out and subsequently retransmitted. To reduce this overhead, many TCP implementations use the slow and fast timer mechanisms to handle the retransmission and acknowledgment operations. However, the cost of doing that is a performance degradation. The long delay introduced by these timer mechanisms causes a significant reduction in the performance TCP over ATM when there are cell losses due to network congestion. All workstations used for this study employ TCP implementations which use these timers. Therefore, it was necessary to include them in our TCP model in order to match our simulation results with measurements. For example, in our simulation studies, we first used the NetSim TCP model which does not use these timers. The simulation result (without modeling these timers) for the experiment with no pacing presented in Section 4.4 was 24 Mb/s, which is 20 times greater than the experimental result.

Our results indicate that simulations can be used to accurately predict the performance of high speed wide area networks. However, to enable feasible simulations of such systems, the minimum level of model complexity for each system element must be used. The simulation's run time is inversely proportional to the level of model complexity. Hence, simulation's run time can be reduced significantly if redundant model precision is avoided. Table 6 shows the minimum required level of model complexity used in our simulation systems. Detailed IP and SONET models are not required in our

Model	Level of Complexity
ATM	High
ATM Switch	Medium
IP	Low
Link	Medium
Pacer	Medium
SONET	Low
TCP	High
TCP User (Application Layer)	Low

Table 6 Level of model Complexity

simulation systems; their impact is captured by simply accounting for their information overhead. We avoided the need for a SONET model at the physical layer by reducing the OC-3 link speed from 155 Mb/s to 149 Mb/s. An IP model is not used because the IP routing functionality is not needed in ATM networks (see Section 3.2). Here, the ATM switch is modeled only by a single FIFO queue and a server. High precision for this switch model is unnecessary since a single connection with no cross-traffic was considered. Also, the details of the pacing algorithm were not modeled, since a simple FIFO was sufficient to capture its impact on performance. To obtain the results presented in this

study, a high level of complexity was needed for the TCP and ATM modules shown in Fig.1. In these models, we left out only references to Unix and IP specific functions and the open and close connection operations. By using the different levels of model complexity shown in Table 6, we were able to reduce the simulation time significantly. The run time of the simulation system shown in Fig.8 on a SPARCstation-10 with 120 MByte of RAM is about 20 to 30 minutes for each second of real-time. If accurate IP, SONET, and switch models were used, the simulation of these high speed wide area ATM networks would be difficult.

The deviation between the simulated and experimental results shown in Table 5 can be explained by the fact that the operating system complexity, such as CPU scheduling and interrupt calls, was not within the scope of this simulation study. This explain why these models did not accurately predict cases where the host was required to process multiple streams. Thus, more complex and computationally intensive models are required to accurately capture host effects. Further, these models are not directly applicable to large and more complex networks such as Internet. Predicting the performance perceived by users over large networks, e.g. the Internet, is a difficult task. In this paper we demonstrate that the impact of network components can be accurately modeled. However, such models fail to capture host effects and can significantly overestimate the expected performance. In some of the cases considered here a difference of 10-20 Mbps was observed between measured and simulated performance.

The ATM Forum is currently in the process of standardizing traffic and congestion control techniques at the cell level for ATM technology. The results presented here show that simulations can be used to capture and evaluate the interactions of these techniques with TCP packet flow and congestion control mechanisms. Questions like "Can TCP packet flow and congestion control techniques cooperate with ATM cell flow and congestion control mechanisms" can be answered using the simulation models developed here.

References

- [1] T. E. Anderson, S. S. Owicki, C. P. Thacker, "High Speed Switch Scheduling for Local Area Network," DEC Internal Publication, 1993.
- [2] B.J. Ewy, Joseph B. Evans, Victor S. Frost, Gary J. Minden, "TCP/ATM Experiences in the MAGIC Tested," Fourth IEEE International Symposium on High Performance Distributed Computing, Aug. 1995 pp. 87-93.
- [3] H.Y. Chen, J. A. Hutchins, N. Testi, "TCP Performance over Wide Area Networks," SAND93-8243, September 1993.
- [4] L. Dasilva, Personal Communication, December 1995.
- [5] C. Fang, H. Chen, J. Hutchins, "Simulation Analysis of TCP Performance in Congested ATM LAN using DEC's Flow Control Scheme and two Selective Cell-drop Schemes," in ATM Forum Contribution 94-0119, Jan. 1994.

- [6] V. S. Frost, "Modeling and Simulation in Network Management," chapter 6, Telecommunication Network Management into the 21th Century, S. Aidarous and T. Plevyak edss. IEEE Press 1994.
- [7] B. Fuller, I. Richer, "An Overview of the MAGIC Project," MITRE Technical Report M93B0000/73, December 1993.
- [8] H. Kobayashi, *Modeling and Analysis: An Introduction to System Performance Evaluation Methodology*, Addison-Wesley, Reading, Massachusetts, 1978.
- [9] T.V. Lakshman, U. Madhow, "Performance Analysis of Window-based Flow Control using TCP/IP: Effect of High Bandwidth-Delay Products and Random Loss," IFIP Transactions on High Performance Networking, V C-26 1994.
- [10] Lawrence Berkeley National Laboratory (LBNL) Network Simulator (NS), <http://www-nrg.ee.lbl.gov/ns/>.
- [11] G.Y. Lazarou, V.S. Frost, "BONeS TCP Primitive Module Validation," TISL Technical Report TISL-10980-06, The University of Kansas, 1995.
- [12] D. Martin, *Network Simulator User's Manual*, MIT, 1988.
- [13] P.P. Mishra, "Throughput Degradation for TCP over ATM in the Presence of Traffic Policing," IEEE ComSoc TCGN Gigabit Networking Workshop 1995.
- [14] I. Mohammed, V.S. Frost, "Validation Measurements for LANSE (DRAFT)," TISL Technical Report TISL-11560-01, The University of Kansas, 1995.
- [15] C. Partridge, *Gigabit Networking*, Addison-Wesley, Reading, Massachusetts, 1994
- [16] G. Parulkar, D.C. Schmidt, J.S. Turner, "GIPR: A Gigabit IP Router," IEEE ComSoc TCGN Gigabit Networking Workshop 1995.
- [17] A. Romanow, S. Floyd, "Dynamics of TCP Traffic over ATM Networks," IEEE Journal on Selected Areas in Communications, VOL. 13, NO. 4, May 1995.
- [18] A. Romanow, "TCP over ATM: Some Performance Results," in ATM Forum Contribution 93-784, July 1993.
- [19] W.R. Stevens, *TCP/IP Illustrated, Volume 1,2*, Addison-Wesley, Readings, Massachusetts, 1994.
- [20] Systems & Networks, *BONeS DESIGNER 3.0 Modeling Guide*, Lawrence, KS, 1995.
- [21] H. Zhu, L.A. Dasilva, J.B. Evans, V.S. Frost, "Performance Evaluation of Congestion Control Mechanisms in ATM Networks," Proc. of the 21st International Conf. on the Resource Management & Performance Evaluation of Enterprise Computing Systems (CMG'95), Nashville (TN), Dec. 1995.

Georgios Y. Lazarou is currently a doctoral student in Electrical Engineering and a researcher at the Information & Telecommunication Technology Center at the University of Kansas. He received the B.E. and M.E. degrees in Electrical Engineering from the City College of the City University of New York in 1992 and 1993, respectively. His area of research is in open loop control and modeling & simulation of high speed ATM networks, and performance analysis of TCP/IP over ATM with the ACTS ATM Internetwork project. He is a member of Eta Kappa Nu, Tau Beta Pi, Phi Theta Kappa, Golden Key, and student member of IEEE.

Victor S. Frost is currently the Executive Director for Research for the Information and Telecommunications Technology Center and the Dan F. Servey Distinguished Professor of Electrical Engineering & Computer Science at the University of Kansas. His current research interest is in the areas of integrated communication networks, high-speed networks, communications system analysis, and simulation. He is currently involved in research on the MAGIC and AAI high speed wide area testbeds. He received the BS., MS., and Ph.D. degrees from the University of Kansas in 1977, 1978, and 1982, respectively.

Joseph B. Evans is currently an Associate Professor of Electrical Engineering & Computer Science at University of Kansas. He received the B.S.E.E. degree from Lafayette College in 1983, and the M.S.E., M.A., and Ph. D. degrees from Princeton University in 1984, 1986, and 1989, respectively. His current research interests include high speed networks, mobile networking, and implementation of DSP algorithms. He has been involved in major high performance networking testbeds such as the MAGIC gigabit testbed and the ACTS ATM Internetwork, as well as the Rapidly Deployable Radio Network (RDRN) Mobile-ATM project.

Douglas Niehaus has been an assistant professor in the Electrical Engineering & Computer Science at University of Kansas since 1993. His research interests include real-time and distributed systems, operating systems, ATM networks, performance measurement, and programming environments. He received his Ph.D. in Computer Science from the University of Massachusetts at Amherst, where his thesis addressed the design and implementation of real-time systems. He was a system programmer at Bell Laboratories and AT&T Information Systems from 1981 to 1986, and at Convergent Technologies from 1986 to 1987.