



12.25					B—————————————————————————————————————
A	В	С	D	F	D WHO BALOWA BA
0	0	0	0	0	DELO OF AN INC.
0	0	0	1	X	12.28
0	0	1	0	0	A CONTRACT OF THE PARTY OF THE
0	0	1	1	10	ABCD 00 01 11 10
0	1	0	0	X	AB 00 01 11 10
0	1	0	1	X	00 1 0 0
0	1	1	0	1	00 1 0 0
0	1	1	1	X	01 0 0 0
1 17	0 ==	0	0	0	
1	0	0	1	1	11 (1) 0
1	0	1	0	0	
1	0	1	1	X	10 1 0 0 1
1	1	0	0	1	
1	1	0	1	X	$F = \overline{B}\overline{D} + A\overline{D} + AB\overline{C} + \overline{A}BCI$
1	1	1	0	X	12.30
1	1	1	1	1	
CD	00	01	11	10	$(a) = \overline{AB} (b) = \overline{B+C}$ $f = (a) + (b) = \overline{AB} + \overline{B+C}$ $= \overline{A} + \overline{B} + \overline{B}\overline{C} = \overline{A} + \overline{B}$
00	0			oa.	12.33
01	X	х	х		A = A + B
11	1	х	1	x	
10	0	1	x	0	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
		F = I	3+D		f(A,B,C) = ABC


The appropriate truth table can be constructed as follows:

		- vare ra	91		
ABCD	F4	F3	F2	F1	F0
0000	0	0	0	0	0
0001	0	0	0	1	0
0010	0	0	0	0	1
0011	0	0	1	1	0
0100	0	0	0	1	0
0101	0	1	0	1	0
0110	0	0	0	1	1
0111	0	1	1	1	0
1000	0	0	1	0	0
1001	1	0	0	1	0
1010	0	0	I	0	1
1011	1	0	1	1	0
1100	0	0	1	1	0
1101	1	1	0	1	0
1110	0	0	1	1	1
1111	1	1	1	1	0


Next, we construct a Karnaugh map for each bit of the output, and determine its








The corresponding circuits are shown below:



12.46

Assuming that the enable input (EN) is active high, when EN is logic 0 (A is logic 1), all decoder outputs of the first decoder are forced to logic 1 independent of the inputs. However, when EN is logic 1 (A is logic 0), all decoder outputs of the second decoder are forced to logic 1 independent of the select inputs. Therefore, A functions as the fourth bit of the select inputs. Thus, the circuit operates as a 4 of 16 decoder.



From the truth table it is clear that:

$$I_0 = 0$$

 $I_1 = \overline{C}$

$$I_2 = 1$$
and

$$I_3 = C$$